Designed a 16 bit pipe-lined multiplier using the concept of partial products. DRC check and LVS match were performed. It was designed using cadence spectre with almost equal fall and rise delays.

DOHA, Qatar -- Sixteen fourth-year engineering students are designing an insulated simulation tank to perform product testing under conditions that replicate subsea environment as part of a joint ...