DSP-based, multi-rate SerDes IP is optimized for power, performance and area for next-generation 5G and AI/ML SoC design Cadence is ready to engage with customers immediately on 5G, compute server ...
Milpitas, Calif., March 14, 2016 – Credo Semiconductor, a global innovation leader in Serializer-Deserializer (SerDes) technology, today announcedthat its56Gbps PAM-4 SerDes IP is available for the ...
High-performance SerDes represents critical enabling technology for advanced ASICs. This star IP block finds application in many networking and switching designs as well as other high-performance ...
SAN JOSE, Calif., May. 17, 2017 – Xilinx, Inc. (XLNX) today announced integration of 56G PAM4 transceiver technology into its industry-leading Virtex® UltraScale+™ FPGAs. Built upon proven 16nm ...
Silicon Labs has expanded its timing portfolio to meet the high-performance clocking requirements of 56G PAM-4 SerDes and emerging 112G serial applications. Silicon Labs is now able to offer a ...
ASIC designer eSilicon has designed its first serializer/deserializer, a 7nm 56G SerDes that supports applications with switching requirements of 25- and 50 terabits per second (Tbps). Potential ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results